



1 / 22



**FIG. 1A** *add "memory"*



**FIG. 1B** *add "memory" + "circuit"*

2 / 22





FIG. 2 add "memory"

FIG. 3B  
 add "ADDRESS"  
 ("DECODER" → "ADDR DEC"  
 is not enough room





FIG. 3A "DECODER" → "ADDR DEC"  
 add "memory" x 2



**FIG. 6**

ADD "MEMORY",  
STRIKE "T" in "RECT"



**FIG. 8**

7 / 22





FIG. 12

add "R"


11 / 22



**FIG. 17A**

add "R"  
 add "ADDRESS BUS"

12 / 22



**FIG. 17B**

change "BIT" → "READ DATA BIT"